3.1. Program Window Effect
Figure 2a shows the value of the programmed Vth read after applying the same program voltage to each structure. Additionally, the initial Vth value, measured by a simple read operation without additional program or erase operations, is simultaneously represented. Even though the overall ON pitch length is the same, the reduction rate of Vth varies significantly in each structure of Lg scaling, Ls scaling, and both Lg/Ls scaling. To separate the Vth reduction effect caused by the short channel effect (SCE) due to a reduction in the device size and the Vth variability effect caused by the distribution of trapped electrons in the charge trap layer (CTL) after the program operation, two Vth values were compared simultaneously. As shown in
Figure 2a, the Vth reduction effect after programming was more noticeable in all three scaling cases compared to the Vth reduction effect due to the initial read operation. This is because the conduction change in the poly-Si channel that occurs as electrons are trapped within the CTL is added along with the Vth reduction phenomenon due to the SCE that occurs as the devices become smaller.
The results indicate that the programmed Vth decrease is the largest during Lg scaling in both the initial read operation and the Vth change amount after the program operation. Therefore, to compare only the amount of change in Vth caused by the charge stored in the cell after programming, a graph of the initial Vth subtracted from the programmed Vth is shown in
Figure 2b. This clearly confirms that the Vth reduction due to program operation deteriorates by more than four times during Lg scaling compared to Ls scaling.
To analyze the cause of Vth reduction after programming,
Figure 3a–d show the e-trapped charge distribution within the CTL when the selected WL of the proposed 3D NAND device was programmed to 17 V. As the dimensions of each device change, the electric field applied to the gate dielectric and poly-Si channel is formed differently, resulting in varying amounts of charge being trapped in each structure. Obviously, the amount of charge trapped in the entire CTL tends to increase as the gate area increases. Therefore, to check in more detail the concentration of electrons trapped in the CTL compared to the gate area, the e-trapped charge of the reference and Lg scaling structures of the CTL are shown in
Figure 3e. A quantitative comparison was made by cutting the a-a’ area. The results indicate that the length of the selected WL decreased by 40% from 25 nm to 15 nm during Lg scaling compared to the reference, while the length of the region where the e-trapped charge in the CTL was more than 5 × 10
19 C/cm
−3 decreased by 54%. This suggests that the decrease in the concentration of e-trapped charges in the gate edge area during Lg scaling is the main cause of the decrease in the programmed Vth. The effect of reducing the electron concentration in the gate edge area when Lg is reduced is explained by the reduction in capacitive coupling on the WL to the poly-Si channel substrate [
12]. When a program voltage is applied to the selected WL, there is no metal electrode in the space area, so a direct voltage is applied to the lower area of the gate. Still, other voltages due to the fringing field are distributed and applied to the space area. When the area of the gate is reduced compared to the substrate, the effective program voltage decreases in the space area due to a decrease in the fringing field, causing a decrease in the electron concentration, especially in the gate edge area. Therefore, to maximize the effect of reducing the gate edge electron concentration, it is important to make the gate edge shape as right-angled as possible rather than rounding it, as shown in
Figure 4a,b.
Figure 4c compares quantitative e-trapped charge values by cutting the a-a’ of
Figure 4a,b. Even though the ON pitch is the same, there is a clear difference in the electron concentration in the edge area due to the gate edge rounding effect at the 2 nm level. Thus, as the ON mold pitch decreases, it becomes necessary to closely examine the structural shape of the edge area in contact with the oxide and precisely control the related processes. For example, modifying the material composition of the silicon nitride layer to control the etching rate can be a key solution for creating angled corners [
11]. During the CVD deposition process of the nitride material in the ON (oxide/nitride) mold formation, adjusting the flow rate of SiH
4 can vary the composition ratio of the nitride material adjacent to the oxide. This adjustment increases the etching rate of the adjacent nitride material during wet etching, thus facilitating the creation of angled corners. These methods are practical solutions for forming the desired corner shapes while reducing process complexity.
Meanwhile, as confirmed in
Figure 2a,b, it can be seen that the threshold voltage decreases even in the Ls scaling structure, although to a lesser extent compared to Lg scaling. To analyze the cause of program speed reduction in the Ls scaling structure, the e-trapped charge according to the Ls change was compared to when Lg was fixed, as shown in
Figure 5a,b.
Figure 5b is the result of a quantitative comparison of the electron-trapped charge by cutting a-a’ of the CTL in
Figure 5a. Similar to the decrease in Lg, it shows that as Ls decreases, the e-trapped charge distribution becomes narrower.
Figure 5c shows the electric field value confirmed by cutting the b-b’ area in
Figure 5a. As the Ls value decreases, the influence of the pass voltage applied to the adjacent WL on the electric field of the selected WL increases. Therefore, the program voltage on the selected WL becomes more concentrated in the cell area of the selected WL, which forms a narrow distribution of e-trapped charges in the charge trap layer of the selected WL. On the other hand, when Ls is larger, the program voltage applied to the selected WL is distributed toward the surrounding WL, showing a relatively wide distribution. Thus, it can be inferred that when Ls decreases, the programmed Vth is read as smaller due to the relatively narrow distribution of electrons.
Additionally, we examined how the program would change if the program voltage applied to the selected WL was as high as 22 V.
Figure 5d shows the change in the programmed Vth with an increased program voltage applied to the selected WL during Ls scaling. The results show that as the program voltage increases, the reduction effect of the programmed Vth due to Ls reduction decreases.
Figure 5e confirms the e-trapped charge distribution in the CTL when programmed at 22 V. As seen in
Figure 5a, with 17 V programming, the electron concentration distribution is still narrow when scaling Ls compared to the reference. This difference in the distribution of electron concentration in the space region will have a greater impact on the change in channel resistance during the read operation, so the difference in the programmed Vth is expected to be maintained or the gap may widen further. However, in
Figure 5d, the difference in the programmed Vth decreases at higher program voltages. The reversal of this trend at higher voltages can be interpreted as changes in the fringing field of the read voltage applied to the selected WL depending on the programmed Vth value.
Figure 5f shows the electron density of the channel when the read voltage corresponding to Vth is applied to each selected WL, with a high programmed Vth at 4.4 V and a low one at 0 V after the program operation. The Vth is defined as the read voltage when 50 nA flows in the poly-Si channel. As a result, when the Vth is high, a high read voltage is applied to the selected WL, causing a large fringing field applied to the bottom of the poly-Si channel, resulting in a small effective gate length. Conversely, when the Vth is low, 0 V is applied to the selected WL, leading to a small fringing field and a large effective gate length. This means that in the high programmed Vth region, the influence of the electron concentration spread from the gate edge to the space region on the read operation is significantly reduced. Therefore, in
Figure 5d, it can be interpreted that when Ls is reduced, the higher the program voltage of the selected WL, the less sensitive the reduction effect of the programmed Vth becomes, and the smaller the Vth gap with the reference device. Additionally, the red graph in
Figure 5d represents the programmed Vth minus the effect of the initial read operation observed in
Figure 2a. Looking at the results, it can be seen that in areas where the program voltage is high, the Vth difference in the Ls scaling case forms a higher value. This reversal phenomenon can be interpreted as a result of the increased concentration of e-trapped charges becoming more dense in the lower part of the selected WL when scaling Ls compared to the reference.
3.2. Erase Window Effect
Figure 6a shows the initial Vth and erased Vth values for each proposed ON pitch structure. As in the program analysis, the erased Vth and initial Vth values are shown in
Figure 6b to check only the Vth change pattern due to the hole-trapped charge stored in the CTL, excluding the Vth reduction phenomenon due to the read operation caused by the SCE. The results indicate that in Ls scaling, the Vth decreases and the erase window improves, while in Lg scaling, the Vth increases and the erase window deteriorates. The decrease in Vth during Ls scaling is interpreted as an increase in the fringing field effect caused by adjacent WLs [
13].
To clarify this, the hole-trapped charge in the CTL after the erase operation was examined, as shown in
Figure 7a–c. The results confirm that during Ls scaling, compared to the reference, a high hole concentration occurs not only in the selected WL but also in the space area due to the strengthening of the fringing field with the adjacent WL. A quantitative comparison of the hole concentration trapped in the CTL for each structure was made by cutting the a-a’ direction in
Figure 7a–c.
Figure 7d shows that during Ls scaling, compared to the reference, a very high hole concentration is confirmed in the selected WL and space area. However, during Lg scaling, a hole concentration at only 50% of the reference is quantitatively confirmed below the selected WL.
This phenomenon can be explained similarly to the program operation, as seen earlier, due to the reduction in the hole tunneling current through the tunneling oxide caused by a lack of capacitive coupling resulting from a decrease in the gate area. Meanwhile, another issue that can arise during Lg scaling is erase saturation [
12]. Unlike program operations, erase operations must consider the mutual injection of holes and electrons. If the amount of electron back tunneling current through the blocking oxide on the gate side is relatively large compared to the decrease in the hole current from the substrate during Lg scaling, the effect of reducing the erase window can be significantly deepened. Therefore, to secure effective erase window characteristics during excessive Lg scaling, it is crucial to consider the charge dynamics of electron and hole injection in the erase operation and simultaneously improve the back tunneling current. This can be achieved by appropriately introducing high-work function materials or improving the blocking oxide quality.
Figure 8 plots the programmed Vth and erased Vth analyzed so far. From the PE window perspective, it can be seen that allocating a slightly larger portion to Ls scaling compared to Lg scaling is advantageous for securing larger memory window characteristics. However, the cell’s distribution margin formed by the final ISPP must be evaluated by comprehensively considering the reliability characteristics according to the distribution of electrons and holes within the CTL and deterioration due to Z-interference. Specifically, as shown in
Figure 7a–c, while the memory window improves during Ls scaling, the hole concentration is highly concentrated in the space area. In this case, after the program operation of the selected WL, the electrons formed at the bottom of the WL and the holes in this space area form an electric field, leading to strong lateral migration due to drift or diffusion, which may intensify retention characteristic deterioration [
14]. Therefore, considering these trade-off characteristics, it is crucial to determine the optimal ON pitch combination.