Next Article in Journal
Secure Computation Protocol of Text Similarity against Malicious Attacks for Text Classification in Deep-Learning Technology
Next Article in Special Issue
Indirect Matrix Converter Hardware-in-the-Loop Semi-Physical Simulation Based on Latency-Free Decoupling
Previous Article in Journal
Research on Automatic Emergency Braking System Based on Target Recognition and Fusion Control Strategy in Curved Road
Previous Article in Special Issue
Efficient Hardware-in-the-Loop Models Using Automatic Code Generation with MATLAB/Simulink
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Automatic Word Length Selection with Boundary Conditions for HIL of Power Converters

by
Mariano Alberto García-Vellisca
*,
Carlos Quiterio Gómez Muñoz
,
María Sofía Martínez-García
and
Angel de Castro
HCTLab Research Group, Universidad Autónoma de Madrid, 28049 Madrid, Spain
*
Author to whom correspondence should be addressed.
Electronics 2023, 12(16), 3488; https://doi.org/10.3390/electronics12163488
Submission received: 8 July 2023 / Revised: 2 August 2023 / Accepted: 14 August 2023 / Published: 17 August 2023

Abstract

Hardware-in-the-loop (HIL) is a common technique used for testing in power electronics. It draws upon FPGAs (field-programmable gate arrays) because they allow for reaching real-time simulation for mid-high switching frequencies. FPGA area and delay are keys to reaching a compromise between performance and accuracy. To minimize area and delay, signal word length (WL) is critical. Furthermore, the input and output’s WL should be carefully chosen because these signals come from ADCs (analog-to-digital converters) or go to DACs (digital-to-analog converters). In other words, the role of ADCs and DACs is the boundary condition when assigning all the signal WLs in an HIL model. This research presents an automatic method for computing the signal WLs in the corresponding model by considering input/output boundary conditions. This automatic method needs a single simulation to decide both the integer and fractional width of every signal. Our method accelerates the process, showing an advantage over manual methods and those requiring multiple simulations. The proposed method is applied to create all the WL assignments to the signals involved in a fixed-point coded buck converter model, which shows its feasibility.
Keywords: FPGA; HIL; word length (WL); ADC; DAC; boundary conditions; fixed-point; floating-point; buck converter FPGA; HIL; word length (WL); ADC; DAC; boundary conditions; fixed-point; floating-point; buck converter

Share and Cite

MDPI and ACS Style

García-Vellisca, M.A.; Gómez Muñoz, C.Q.; Martínez-García, M.S.; de Castro, A. Automatic Word Length Selection with Boundary Conditions for HIL of Power Converters. Electronics 2023, 12, 3488. https://doi.org/10.3390/electronics12163488

AMA Style

García-Vellisca MA, Gómez Muñoz CQ, Martínez-García MS, de Castro A. Automatic Word Length Selection with Boundary Conditions for HIL of Power Converters. Electronics. 2023; 12(16):3488. https://doi.org/10.3390/electronics12163488

Chicago/Turabian Style

García-Vellisca, Mariano Alberto, Carlos Quiterio Gómez Muñoz, María Sofía Martínez-García, and Angel de Castro. 2023. "Automatic Word Length Selection with Boundary Conditions for HIL of Power Converters" Electronics 12, no. 16: 3488. https://doi.org/10.3390/electronics12163488

APA Style

García-Vellisca, M. A., Gómez Muñoz, C. Q., Martínez-García, M. S., & de Castro, A. (2023). Automatic Word Length Selection with Boundary Conditions for HIL of Power Converters. Electronics, 12(16), 3488. https://doi.org/10.3390/electronics12163488

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop