Skip Content
You are currently on the new version of our website. Access the old version .

Journal of Low Power Electronics and Applications, Volume 14, Issue 3

2024 September - 13 articles

Cover Story: Control of the biasing point is crucial to designing robust analog blocks based on digital standard cells. The proposed method exploits Adaptive Supply Voltage (ASV) and a replica bias approach to bias the standard cells at multiples of a reference current and with a defined static DC voltage. It requires custom-designed ASV generator blocks, comparable to those used in digital applications to handle process variations, to provide the supply rails for all of the standard-cell inverters. Both the complete custom design of the ASV Generator blocks and a theoretical study of the bias control loop are presented. Simulation results on a standard-cell-based two-stage OTA in 180 nm CMOS demonstrate a remarkable reduction in the effect of PVT variations on the performance parameters. View this paper
  • Issues are regarded as officially published after their release is announced to the table of contents alert mailing list .
  • You may sign up for email alerts to receive table of contents of newly released issues.
  • PDF is the official format for papers published in both, html and pdf forms. To view the papers in pdf format, click on the "PDF Full-text" link, and use the free Adobe Reader to open them.

Articles (13)

  • Article
  • Open Access
7 Citations
56,788 Views
17 Pages

IoT-MFaceNet: Internet-of-Things-Based Face Recognition Using MobileNetV2 and FaceNet Deep-Learning Implementations on a Raspberry Pi-400

  • Ahmad Saeed Mohammad,
  • Thoalfeqar G. Jarullah,
  • Musab T. S. Al-Kaltakchi,
  • Jabir Alshehabi Al-Ani and
  • Somdip Dey

IoT applications revolutionize industries by enhancing operations, enabling data-driven decisions, and fostering innovation. This study explores the growing potential of IoT-based facial recognition for mobile devices, a technology rapidly advancing...

  • Article
  • Open Access
1 Citations
1,713 Views
12 Pages

A split-voltage amplifier architecture is proposed which improves the power efficiency compared to a conventional implementation. The approach is verified with a prototype fabricated in 0.35 µm CMOS technology using lateral bipolar input transi...

  • Article
  • Open Access
1,954 Views
16 Pages

Voltage stacking is a technique in which multiple integrated circuits are stacked in series between the supply voltage instead of in parallel, thus improving the energy efficiency of the power distribution network. Unfortunately, voltage stacking pre...

  • Review
  • Open Access
11 Citations
5,250 Views
27 Pages

Current sensors play a vital role in power systems, industrial production, smart devices and other fields, which can provide critical current information in the systems for the safety and efficiency managements. The development of magneto-resistive e...

  • Article
  • Open Access
2 Citations
2,286 Views
19 Pages

Field-Programmable Gate Array Architecture for the Discrete Orthonormal Stockwell Transform (DOST) Hardware Implementation

  • Martin Valtierra-Rodriguez,
  • Jose-Luis Contreras-Hernandez,
  • David Granados-Lieberman,
  • Jesus Rooney Rivera-Guillen,
  • Juan Pablo Amezquita-Sanchez and
  • David Camarena-Martinez

Time–frequency analysis is critical in studying linear and non-linear signals that exhibit variations across both time and frequency domains. Such analysis not only facilitates the identification of transient events and extraction of key featur...

  • Article
  • Open Access
1 Citations
2,637 Views
15 Pages

Estimation of power consumption in digital circuits is performed at gate-level simulation. Its accuracy depends on the models of gate delays that capture the effects of spurious signal transitions, called “glitches”. Electronic Design Aut...

  • Article
  • Open Access
4 Citations
2,242 Views
17 Pages

A low-power, low-voltage universal multi-mode Gm-C filter using a 180 nm TSMC technology node is presented in this paper. The proposed filter employs only three transconductance operational amplifiers (OTAs) operating in the sub-threshold region with...

  • Article
  • Open Access
1 Citations
2,579 Views
14 Pages

An approach to design analog building blocks based on digital standard cells is presented in this work. By ensuring that every CMOS inverter from a standard-cell library operates with a well-defined quiescent current and output voltage, the suggested...

  • Article
  • Open Access
1 Citations
1,818 Views
20 Pages

In this work, we introduce the design of a 16-channel in-pixel neural analog front end that employs a current-based summing approach to establish a common-mode feedback loop. The primary aim of this novel structure is to enhance both the system commo...

  • Article
  • Open Access
3,165 Views
14 Pages

Chopper and capacitively coupled techniques are employed in instrumentation amplifiers to create capacitively coupled chopper instrumentation amplifiers (CCIAs) that obtain a high noise power efficiency. However, the CCIA has some disadvantages due t...

  • Article
  • Open Access
6 Citations
2,292 Views
12 Pages

0.35 V Subthreshold Bulk-Driven CMOS Second-Generation Current Conveyor

  • Muhammad Omer Shah,
  • Manfredi Caruso and
  • Salvatore Pennisi

This study describes a high-performance second-generation Current Conveyor (CCII) operating at 0.35 V and achieving rail-to-rail operation at the Y terminal and class AB current drive at the X and Z terminals. The solution utilizes a low-voltage subt...

  • Article
  • Open Access
1 Citations
2,379 Views
12 Pages

We investigate emergent conductive phenomena triggered by collinear antiferromagnetic orderings. We show that an up-down-zero spin configuration in a triangle cluster leads to linear and nonlinear spin conductivities even without the relativistic spi...

  • Article
  • Open Access
2 Citations
1,740 Views
10 Pages

Adiabatic logic has been proposed as a method for drastically reducing power consumption in specialized low-power circuits. They often require specialized clock drivers that also function as the main power supply, in contrast to standard CMOS logic,...

Get Alerted

Add your email address to receive forthcoming issues of this journal.

XFacebookLinkedIn
J. Low Power Electron. Appl. - ISSN 2079-9268